FEB 1 5 2002

TRACEMAE

Sheet 1 of 2

FORM PTO-1449 (SUBSTITUTE)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

> INFORMATION DISCLOSURE STATEMENT BY APPLICANT (37 CFR 1.98(b))

Attorney Docket No.: L&L-10178

Applic. No. 09/996.279

Applicant

Lothar Risch et al.

Filing Date

Group Art Unit

November 28, 2001

COPY OF PAPERS OFFICINALLY FILED

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		PATENT NO.	DATE	PATENTEE	CLASS	SUB CLASS	FILING DATE
81	A	5,120,666	06/09/92	Gotou			
4	В	5,646,058	07/08/97	Taur et al.			
	С						
	D						
	E				1		
	F						
	G						
	Н						
	1						

FOREIGN PATENT DOCUMENT

		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS	TRA	
gn	J	44 33 086 C2	03/30/95	Germany				X
	к	198 03 479 A1	12/24/98	Germany				Х
	L	0 612 103 A2	08/24/94	Europe			Х	
N	М	0 704 909 A2	04/03/96	Europe			Х	
7	N							-

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)

Colinge, J.P. et al.: "Silicon-On-Insulator 'Gate-All-Around Device", IEDM 1990, pp. 595-598

Wong, Hon-Sum Philip et al.: "Self-Aligned (Top and Bottom) Double-Gate) MOSFET with a 25 nm Thick Silicon Channel", IEDM 1997, pp. 427-430

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Sometime through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Sheet 2 of 2